

DIALOG(R) File 351:Derwent WPI  
(c) 2003 Thomson Derwent. All rts. reserv.

012021318

WPI Acc No: 1998-438228/ 199838

XRPX Acc No: N98-341389

**Load symmetrising e.g. for several power supply modules including  
rectifier modules - involves checking each module to assess whether bus  
functions in recessive or dominant condition**

Patent Assignee: SIEMENS AG (SIEI )

Inventor: RETZ G; RINNE K

Number of Countries: 021 Number of Patents: 007

Patent Family:

Patent No	Kind	Date	Applicat No	Kind	Date	Week
DE 19704662	A1	19980813	DE 1004662	A	19970207	199838 B
WO 9835420	A1	19980813	WO 98DE240	A	19980127	199838
AU 9863906	A	19980826	AU 9863906	A	19980127	199902
EP 958645	A1	19991124	EP 98909289	A	19980127	199954
			WO 98DE240	A	19980127	
CN 1243611	A	20000202	CN 98801812	A	19980127	200025
EP 958645	B1	20011017	EP 98909289	A	19980127	200169
			WO 98DE240	A	19980127	
DE 59801760	G	20011122	DE 501760	A	19980127	200201
			EP 98909289	A	19980127	
			WO 98DE240	A	19980127	

Priority Applications (No Type Date): DE 1004662 A 19970207

Patent Details:

Patent No	Kind	Lan	Pg	Main IPC	Filing Notes
DE 19704662	A1		7	H02J-003/26	
WO 9835420	A1	G		H02J-001/10	
Designated States (National): AU CN JP US					
Designated States (Regional): AT BE CH DE DK ES FI FR GB GR IE IT LU MC NL PT SE					
AU 9863906	A			H02J-001/10	Based on patent WO 9835420
EP 958645	A1	G		H02J-001/10	Based on patent WO 9835420
Designated States (Regional): DE FR GB SE					
CN 1243611	A			H02J-001/10	
EP 958645	B1	G		H02J-001/10	Based on patent WO 9835420
Designated States (Regional): DE FR GB SE					
DE 59801760	G			H02J-001/10	Based on patent EP 958645 Based on patent WO 9835420

Abstract (Basic): DE 19704662 A

A method of load symmetrisation of several autarkic and independently operating power supply modules (4,6,8) of a modular power supply plant (2) and networked by nodal point bus topology, involves initially checking a bus (10) of each module, with an arbitration process initiated when the bus can be accessed for a given period of time (Tm). Each module (4,6,8) is checked to determine whether the bus (10) resides in a recessive or dominant condition at the commencement of arbitration, to decide on slave or master status for the module, respectively.

The master module (4,6,8) then generates a load information signal with each slave module (4,6,8) evaluating the received signal such that a desired value of its output voltage is changed so that a detached load asymmetry is adjusted.

USE - Modular design of current (power) supply equipment.

ADVANTAGE - Simplified method for load symmetrisation, using digital transmission of load symmetrisation, using digital transmission of load balancing information.

Dwg.1/1